Reader's Poll

Which of the following technologies/concepts are likely to witness significant traction this year?
Any data to show


Tele Data

Mobile Subscribers Yearwise comparision

Xilinx launches adaptable computing product category

March 21, 2018
E-mail Print PDF

Xilinx has announced a new product category called adaptive compute acceleration platform (ACAP) that goes beyond the capabilities of a field-programmable gate array (FPGA). An ACAP is a highly integrated multi-core heterogeneous compute platform that can be changed at the hardware level to adapt to the needs of a wide range of applications and workloads. An ACAP’s adaptability, which can be done dynamically during operation, delivers levels of performance and performance per-watt that is unmatched by central processing units or graphics processing units.

An ACAP is ideally suited to accelerate a broad set of applications in the emerging era of big data and artificial intelligence (AI). These include video transcoding, database, data compression, search, AI inference, genomics, machine vision, computational storage and network acceleration. Software and hardware developers will be able to design ACAP-based products for end point, edge and cloud applications. The first ACAP product family, codenamed “Everest,” will be developed in TSMC 7nm process technology and will tape out later this year.

Commenting on the launch of this new product category, Victor Peng, president and chief executive officer (CEO), Xilinx said, “This is a major technology disruption for the industry and our most significant engineering accomplishment since the invention of the FPGA. This revolutionary new architecture is part of a broader strategy that moves the company beyond FPGAs and supporting only hardware developers. The adoption of ACAP products in the data centre, as well as in our broad markets, will accelerate the pervasive use of adaptive computing, making the intelligent, connected, and adaptable world a reality sooner.”

An ACAP has a new generation of FPGA fabric with distributed memory and hardware-programmable DSP blocks, a multicore SoC, and one or more software programmable, yet hardware adaptable, compute engines, all connected through a network on chip (NoC) at its core. An ACAP also has highly integrated programmable I/O functionality, ranging from integrated hardware programmable memory controllers, advanced SerDes technology and leading edge RF-ADC/DACs, to integrated high bandwidth memory depending on the device variant.

Software developers will be able to target ACAP-based systems using tools like C/C++, OpenCL and Python. An ACAP can also be programmable at the register-transfer level (RTL) level using FPGA tools.

ACAP has been under development for four years at an accumulated research and development investment of over $1 billion. There are currently more than 1,500 hardware and software engineers at Xilinx designing ACAP and Everest.  Software tools have been delivered to key customers. Everest will tape out in 2018 with customer shipments in 2019.

According to the company, Everest is expected to achieve 20 times improvement in performance on deep neural networks compared to today’s latest 16nm Virtex® VU9P FPGA. Everest-based 5G remote radio heads will have 4 times the bandwidth versus the latest 16nm-based radios. A wide variety of applications across multiple markets like automotive; industrial, scientific and medical; aerospace and defence; test, measurement and emulation; audio/video and broadcast; and the consumer markets will see a significant performance increase and greater power efficiency.


 Your cart is empty

Monday morning

Monday morning